
This device is capable of both random and sequential reads up to the
512K boundary. Functional address lines allow up to eight devices on the same bus, for up to 4 Mbit address space.
This is an example how to interface 24XXX EEPROMs with 8051. I use SDCC as C Compiler. My schematic is shown below.
Schematic: 8051 interface to 24XXX EEPROMs
Datasheet
- 24LC512 [pdf]
- 24LC512 [pdf]
Source Code (For SDCC)
- 24xx512.h
- test_eeprom.c
- 24xx512.h
- test_eeprom.c
Related Links-24LC512 Products Page
-Interfacing I2C EEPROM (24LC256) with MCS-51 (KEIL C51)
-Interfacing I2C EEPROM (24LC256) with MCS-51 (KEIL C51)
No comments:
Post a Comment